Simulating a Design Using ModelSim VHDL Compiler and Simulator

Dr. Aleksandar Milenkovic Electrical and Computer Engineering The University of Alabama in Huntsville E-mail: milenka@ece.uah.edu

In this tutorial you will learn to edit, compile, and simulate VHDL models. You will use the ModelSim compiler/simulator from Model Technology to simulate an example of the binary to hexadecimal converter.

To use the ModelSim VHDL compiler/simulator proceed as follows:

With the mouse, first double click on the ModelSim icon that is on the desktop.



Close the "Welcome to the ModelSim" popup window and it will open up the following ModelSimSE command window .

ModelSim PE 5.6a		×
<u>File Edit View Compile Simulate Tools Window Help</u>		
🗳 🚄 🖻 🛍 📑 🔽 🛛 🕂 🛄 🕒 🖼	H 8·	
Name IF:	# Reading C:/Modeltech_5.6a/ci/vsim/pref.tcl cd):/Aca7 eaching/cpe4/2036/tests/smu12 # reading C:/Modeltech_5.6a/win32pe/./modelsim.ini ModelSim> vcom b2h.vhd # Model Technology ModelSim PE vcom 5.6a Compiler 2002.04 Apr 24 2002 #Loading package standard #Compiling ackage stal_ogic_1164 #Compiling architecture arch1 of b2h ModelSim>	
<no design="" loaded=""></no>		1

Figure 1. ModelSim command window.

You will then want to change to the folder that is associated with your account and to create a new directory for this design.

% cd c:\smith\cpe422 <press enter/return key> # move to your directory here

% mkdir simul2 <press enter/return key> # create directory for this lab

% cd simul2 <press enter/return key> # move to this directory

Each time we start a new design we must create a VHDL library that will hold our compiled designs, just as the IEEE library contains the std_logic_1164 package. The library name **work** is commonly used. Remember, *this only has to be done when you first create a new project directory*. From the command line type:

% vlib work <press enter/return key>


This creates a library called work in the current directory.

Your next step is to type in the following VHDL code for the converter. You may use any text editor or the ModelSim's edit utility. To open the ModelSim editor click on **File->New->Source-VHDL**.

Type in the VHDL code for the binary to hexadecimal converter (see Figure 2).

To save file select the following: **File->Save as** and give the name of the file (e.g., b2h.vhd).

📔 edit - b2h.vhd



- 🗆 🗵

Figure 2. B2h VHDL code.

To compile a VHDL module

Execute the following command from the ModelSim command window:

```
% vcom b2h.vhd <press enter/return key>
```

where *vcom* invokes the ModelSim vhdl compiler and *b2h.vhd* is the name of your VHDL source file.

If you do not have any errors you will see a report similar to the following:

Model Technology ModelSim PE vcom 5.7d Compiler 2003.05 May 11 2003
-- Loading package standard
-- Loading package std_logic_1164

-- Compiling entity b2h

-- Compiling architecture arch1 of b2h

If there are errors this process should be repeated as necessary by editing and altering the VHDL source file.

To simulate a VHDL module

Once the VHDL model is successfully compiled into the work library, the simulator is invoked to test it.

Start the simulator by selecting **Simulate->Simulate**.

The Simulate window is displayed showing you all the designs that are currently available. Select the b2h entity in the work directory to display all the architectures that have been associated with the entity. You should have a window like the one below. Click on the b2h entity and click the **Load** button.




Figure 3. Load design.

Now we need to force the inputs of the design to see if it behaves properly. We will use VHDL testbenches to force inputs on labs and our projects later in the semester. For now we will use the force

commands build into the simulator. ModelSim command files are an easy way to implement a series of commands. The ModelSim command interpreter is actually a Tcl interpreter with ModelSim specific functions added. There are dozens of ModelSim commands but the ones we are interested in are **force**, **run**, and **add wave**. Note that any of the commands in a command file can be interactively entered at the VSIM command prompt in the ModelSim window.

For this tutorial, we will directly type in commands to apply forces to the inputs. Type in the following:

% force I "0000" 0, "0001" 20, "0010" 40 # input I is "0000" at 0 ns, "0001" at 20 ns, "0010" at 40 ns

Although there are many options for viewing simulation state, we will use the signals and the wave view here. From the ModelSim pulldown menu bar, start by selecting **View** ->**Signals**. The following signal window will appear:

👯 signals	;				
<u>File E</u> dit	⊻iew	<u>A</u> dd	<u>T</u> ools	<u>W</u> indow	
⊞-, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				υυυυ υυυυυυ	^
sim:/b2	h				

Figure 4. View signals.

To view all the signals in the model select Add->Wave->Signals in Region from the signal window. A waveform window will appear containing all of the signals in the design. We could have also use the **add wave** Tcl command as part of a command file. The display is now prepared for our simulation. You may wish to adjust window sizes and positions so that all signals are visible in the Wave window. Once you feel comfortable with these views, you are encouraged to explore others that are also available. The following window will appear.

= - wave - default			_ _ ×
<u>File Edit View Insert For</u> r	nat <u>T</u> ools <u>W</u> indow		
🧀 🔒 🎒 🛔 陆 🛍	上 🕺 任 🛨	💽 🔁 🛛 🔍 🔍	
X		,	
_	1		
⊕– <mark>,</mark> /b2h/i	UUUU UUUUUUU		
⊞– <mark>,</mark> /b2h/o			
			V
	0 ns	50	00 1
	0 ns	0 ns	
	↓	⊠	
Onsto1us			1.

Figure 5. Wave singal window.

To run simulation type in the following in the command window:

% run 100 ns

The waveform window should look like the one below. Select **Zoom** -> **Zoom** Full to expand the wave display. You may have to adjust the area used to display the waveform names to see the complete name and its current std_logic value. Click and hold the mouse on the vertical time cursor and move it across the waveforms then release the cursor. The values beside the signal name show the current signal value with respect to the time cursor. Additional cursors can be added by selecting **Cursor** -> **Add Cursor** from the wave window.

= - wave - default							
Eile Edit View Insert Format Iools <u>Wi</u> ndow							
😂 🖶 🎒 👗 🖻 🛍	占 🔏 눈 🛨	N 🖪 🔍 Q	, 🔍 📴 🗄	1 1 1 1			
/b2h/i	0010	0000	20001		0010	\square	
⊕– <mark>,</mark> /b2h/o	0100100	UUUUUUUU (1000	000	(1111001	(01001C		
	100 ns	10	20	30 4	0 50	60	
		0 ns					
		4					
O ns to 64 ns							

Figure 6. Simulation results.

Observe the results. Verify that your design is working properly!

Simulation results can also be observed by selecting **Add->List->Signals** in **Region** from the signals window.

i 🔚	st				
Eile	<u>E</u> dit	⊻iew	<u>T</u> ools	<u>W</u> indow	
	r	13-7		/b2h/i-v/b2h/o-v/b2h/o-v	<u> </u>
		delt	.a- γ	/b2h/i-v	
		0	+0	αποροιά πουρ πουροπορο	
		0	+1	0000 ЛЛЛЛЛЛЛ 0000 ЛЛЛЛЛЛЛ	
		10	+0	0000 1000000 0000 1000000	
		20	+0	0001 1000000 0001 1000000	
		30	+0	0001 1111001 0001 1111001	
		40	+0	0010 1111001 0010 1111001	
		50	+0	0010 0100100 0010 0100100	
					-
				(

Figure 7. List signals view.

To create a VHDL testbench

A convenient way to enter stimulus is to create a separate test bench file which is written in VHDL to drive the inputs of the module that is to be tested. In this arrangement, the original VHDL model which is being simulated is instantiated as a component within the test bench file. A file which will

accomplish this purpose for the binary converter example, called t2h_tb.vhd, is shown in Figure 2.




Figure 8. VHDL Testbench for the b2h.

To simplify things, the test bench file should be saved and compiled under the same folder (directory) as the model file, which is to be simulated. To do this for the binary converter example one would simply type

% vcom b2h_tb.vhd <press enter/return key>

Start the simulator (Simulate->Simulate) and load the b2h_tb entity. Select the view you want and run simulation for 1600 ns. The list view is shown below.

File Edit Yew Ioos Window ns- /b2h_tb/itb- 0 +0 0 +0 10 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 100 +0 110 +0 100 +0 110 +0 110 +0 110 +0 110 +0 110 +0 110 +0 1110 +0 1110 +0 1110 +0 1110 +0 1110 +0 1110 +0 1110 +0 1110 +0 1110 +0<	ii:	st				
delta- /b2h tb/oth- 0 +0 0000 UUUUUUU 10 +0 0000 1000000 100 +0 0001 1000000 100 +0 0001 1111001 200 +0 0010 1111001 200 +0 0010 0100100 300 +0 0011 010010 310 +0 0010 010000 410 +0 0100 0110000 410 +0 0101 011001 500 +0 0101 001001 510 +0 0101 001001 600 +0 0111 001001 610 +0 0111 000010 700 +0 0111 000001 710 +0 0111 000001 800 +0 1000 000000 900 +0 1001 0000001 1000 00110	Eile	<u>E</u> dit	⊻iew	<u>T</u> ools	<u>W</u> indow	
0 +0 0000 UUUUUUU 10 +0 00001 1000000 100 +0 0001 1000000 110 +0 0001 1111001 200 +0 0010 1111001 200 +0 0010 1111001 200 +0 0010 1111001 200 +0 0010 010010 300 +0 0011 010000 310 +0 0011 011000 400 +0 0100 011000 410 +0 0101 001001 500 +0 0101 001001 510 +0 0101 001001 600 +0 0110 0000010 700 +0 0111 0000010 700 +0 1001 0000000 900 +0 1001 0000000 910 +0 1001 00000000 <t< th=""><th></th><th>r</th><th>13-7</th><th></th><th>/b2h_tb/itb-</th><th> _</th></t<>		r	13 - 7		/b2h_tb/itb-	_
10 +0 0000 1000000 100 +0 0001 111001 200 +0 0010 1111001 210 +0 0010 010100 300 +0 0011 010010 310 +0 0011 010000 400 +0 0010 011000 410 +0 0100 011000 410 +0 01010 011001 500 +0 01010 001001 510 +0 01010 001001 600 +0 0111 001001 610 +0 0111 000010 700 +0 0111 1000 710 +0 0111 11100 800 +0 1001 000000 910 +0 1001 001000 1000 +0 1010 000011 1100 +0 1010 000011 1100 +0 1101 0000011 1100 +0 11010			delt	:a- •	/b2h_	tb/otb-
10 +0 0000 1000000 100 +0 0001 111001 200 +0 0010 111001 210 +0 0010 010100 300 +0 0011 010010 310 +0 0011 010000 400 +0 0010 011000 410 +0 0100 011000 410 +0 0101 01000 410 +0 0101 011001 500 +0 0101 001001 510 +0 0101 001001 600 +0 0111 000010 610 +0 0111 000010 700 +0 0111 11100 800 +0 1001 000000 910 +0 1001 001000 910 +0 1011 000001 1000 +0 1010 000011 1100 +0 1010 000001 1000 +0 1010 <			ο	+0	0000	
110 +0 0001 1111001 200 +0 0010 0100100 300 +0 0011 0100100 310 +0 0011 010000 400 +0 0100 011000 400 +0 0100 011000 410 +0 0101 011000 500 +0 0101 001001 500 +0 0101 001001 500 +0 0101 001001 610 +0 0111 001001 610 +0 0111 000010 700 +0 0111 111000 800 +0 1010 0000010 710 +0 0111 11000 810 +0 1001 0000010 900 +0 1001 000000 910 +0 1001 000100 1000 +0 1010 0000011 1100 +0 1010 0000011 1200 +0 1101						
200 +0 0010 1111001 210 +0 0010 0100100 300 +0 0011 010000 310 +0 0010 011000 400 +0 0100 011000 410 +0 0100 011000 410 +0 0101 001001 500 +0 0101 001001 510 +0 0101 001001 600 +0 0110 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1010 000000 900 +0 1001 000000 900 +0 1001 000000 910 +0 1010 000100 1000 +0 1011 000100 1100 +0 1011 000011 1200 +0 1010 000001 1300 +0 1101 100011 1300 +0 1110			100	+0	0001	1000000
210 +0 0010 0100100 300 +0 0011 0100100 310 +0 0010 011000 400 +0 0100 0011001 410 +0 0100 0011001 500 +0 0101 001010 510 +0 0101 001001 600 +0 0110 001001 610 +0 0110 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1100 000001 710 +0 0111 111000 800 +0 1100 000000 910 +0 1001 000000 910 +0 1010 001100 1010 +0 1011 000100 1110 +0 1011 000101 1110 +0 1101 000001 1110 +0 1101 000001 1310 +0 1101			110	+0	0001	1111001
300 +0 0011 0100100 310 +0 0011 011000 400 +0 0100 011001 410 +0 0100 001101 500 +0 0101 001010 510 +0 0101 001010 600 +0 0110 001010 610 +0 0110 000010 700 +0 0111 000010 710 +0 0111 000010 700 +0 0111 111000 800 +0 1100 000010 810 +0 1000 000000 910 +0 1001 001100 1000 +0 1010 000100 1010 +0 1011 000100 1110 +0 1011 000011 1200 +0 1101 000011 1310 +0 1101 000011 1310 +0 1101 000011 1400 +0 1110			200	+0	0010	1111001
310 +0 0011 0110000 400 +0 0100 0110000 410 +0 0100 0011001 500 +0 0101 001001 500 +0 0101 001001 500 +0 0101 001001 600 +0 0110 001001 610 +0 0110 000010 700 +0 0111 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1010 000000 900 +0 1001 000000 910 +0 1001 001100 1000 +0 1011 000100 1100 +0 1011 0000011 1100 +0 1010 0000011 1101 +0 1101 100011 1100 +0 1101 0000011 1110 +0 1110 0000011 1110 +0 1111			210	+0	0010	
400 +0 01000 0110000 410 +0 0100 0011001 500 +0 0101 001001 510 +0 0101 001001 600 +0 0110 001001 610 +0 0110 000010 610 +0 0111 000010 700 +0 0111 000010 700 +0 0111 111000 800 +0 0111 000010 710 +0 0111 011000 800 +0 1010 000000 900 +0 1001 000000 910 +0 1001 001100 1000 +0 1010 001100 1010 +0 1011 0000011 1100 +0 1100 100011 1200 +0 1101 1000011 1310 +0 1101 1000011 1310 +0 1111 0000011 1410 +0 1111						
410 +0 0100 0011001 500 +0 0101 001001 510 +0 0110 001001 600 +0 0110 000010 610 +0 0111 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1000 000000 910 +0 1001 000000 900 +0 1001 001000 910 +0 1010 001000 910 +0 1010 001000 1010 +0 1010 001000 1010 +0 1011 001000 1110 +0 1011 0000011 1200 +0 1101 000011 1310 +0 1101 100011 1310 +0 1110 010001 1400 +0 1110 000011 1500 +0 1111 000011 1500 +0 1111 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>						
500 +0 0101 0010010 510 +0 0101 0010010 600 +0 0110 000010 610 +0 0111 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1000 111000 810 +0 1001 000000 900 +0 1001 001000 910 +0 1010 001000 1000 +0 1010 001000 1010 +0 1011 001000 1010 +0 1011 001000 1110 +0 1011 0000011 1200 +0 1101 000011 1310 +0 1101 100011 1310 +0 1110 010001 1310 +0 1110 000011 1400 +0 1111 000011 1500 +0 1111 000011 1500 +0 1111						
510 +0 0101 0010010 600 +0 0110 0000010 610 +0 0111 0000010 700 +0 0111 011000 710 +0 0111 111000 800 +0 1000 111000 810 +0 1000 0000000 900 +0 1001 0011000 910 +0 1001 0011000 1000 +0 1010 0011000 1010 +0 1011 000100 1110 +0 1011 0001000 1110 +0 1011 000101 1200 +0 1011 0000011 1210 +0 1011 0000011 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1410 +0 1111 000011 1510 +0 1111 0000111 1500 +0						
600 +0 0110 0010010 610 +0 0110 000010 700 +0 0111 000010 710 +0 0111 111000 800 +0 1000 111000 810 +0 1000 000000 900 +0 1001 001100 910 +0 1001 001100 1000 +0 1010 001100 1010 +0 1011 000100 1010 +0 1011 000100 1110 +0 1011 000101 1200 +0 1011 0000011 1210 +0 1011 0000011 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1410 +0 1111 000011 1500 +0 1111 0000111 1500 +0 1111 0000111 <tr td=""> +0 0000</tr>						
610 +0 0110 0000010 700 +0 0111 0000010 710 +0 0111 111000 800 +0 1000 111000 810 +0 1000 0000000 900 +0 1001 0000000 900 +0 1001 0000000 910 +0 1001 0011000 1000 +0 1010 0011000 1010 +0 1011 000101 1010 +0 1011 0000011 1200 +0 1100 1000110 1310 +0 1101 1000110 1300 +0 1101 0100001 1410 +0 1110 0100011 1500 +0 1111 000011 1510 +0 1111 0000111 1500 +0 0000 000111 1600 +0 0000 000111						
700 +0 0111 0000010 710 +0 0111 111000 800 +0 1000 1111000 810 +0 1000 000000 900 +0 1001 000000 900 +0 1001 000000 910 +0 1001 001000 1000 +0 1010 001100 1010 +0 1011 0001000 1010 +0 1011 0000011 1110 +0 1011 0000011 1200 +0 1100 1000110 1310 +0 1101 1000110 1300 +0 1101 0100001 1310 +0 1101 0100011 1400 +0 1110 000011 1500 +0 1111 000011 1510 +0 1111 000011 1600 +0 0000 000111						
710 +0 0111 111000 800 +0 1000 111000 810 +0 1000 000000 900 +0 1001 000000 900 +0 1001 001000 910 +0 1001 001000 1000 +0 1010 001100 1010 +0 1011 000100 1110 +0 1011 0000011 1200 +0 1100 0000011 1210 +0 1100 100010 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1500 +0 1111 000011 1510 +0 1111 000011 1500 +0 1111 000011 1600 +0 0000 000111						
800 +0 1000 1111000 810 +0 1000 0000000 900 +0 1001 0000000 910 +0 1001 0011000 1000 +0 1010 0011000 1010 +0 1010 0001000 1010 +0 1011 0000011 1110 +0 1100 1000011 1200 +0 1100 1000110 1310 +0 1101 1000110 1310 +0 1101 0100001 1410 +0 1111 000011 1500 +0 1111 000011 1510 +0 1111 000011 1600 +0 0000 000111						
810 +0 1000 0000000 900 +0 1001 0000000 910 +0 1001 0011000 1000 +0 1010 0011000 1010 +0 1010 0001000 1010 +0 1011 0000011 1110 +0 1011 0000011 1200 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1410 +0 1110 0100001 1500 +0 1111 000011 1510 +0 1111 000011 1600 +0 0000 000111				+0	1000	
910 +0 1001 0011000 1000 +0 1010 0011000 1010 +0 1010 0001000 1100 +0 1011 0001000 1110 +0 1011 0000011 1200 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1410 +0 1101 0100001 1500 +0 1111 0000111 1500 +0 1111 0000111 1600 +0 0000 0000111			810	+0	1000	
1000 +0 1010 0011000 1010 +0 1010 0001000 1100 +0 1011 000011 1110 +0 1011 000011 1200 +0 1100 100011 1300 +0 100110 1310 +0 1101 010001 1410 +0 1101 010001 1500 +0 1111 000011 1510 +0 1111 000011 1600 +0 0000111			900	+0	1001	0000000
1010 +0 1010 0001000 1100 +0 1011 0001000 1110 +0 1011 0000011 1200 +0 1100 0000011 1210 +0 1100 1000100 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1500 +0 1111 0000111 1600 +0 0000 0000111			910	+0	1001	0011000
1100 +0 1011 0001000 1110 +0 1011 0000011 1200 +0 1100 0000011 1210 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111		1	000	+0	1010	
1110 +0 1011 0000011 1200 +0 1100 0000011 1210 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111		1	010		1010	
1200 +0 1100 0000011 1210 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1210 +0 1100 1000110 1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1410 +0 1110 0000011 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1300 +0 1101 1000110 1310 +0 1101 0100001 1400 +0 1110 0100001 1410 +0 1110 0000011 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1310 +0 1101 0100001 1400 +0 1110 0100001 1410 +0 1110 0000011 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1400 +0 1110 0100001 1410 +0 1110 0000011 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1410 +0 1110 0000011 1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1500 +0 1111 0000011 1510 +0 1111 0000111 1600 +0 0000 0000111						
1510 +0 1111 0000111 1600 +0 0000 0000111						
1600 +0 0000 0000111						
4 × ×						
				Ŀ	(

Figure 9. List view for b2h simulation using testbench.